Electrical Engineering and Computer Science

Logic Synthesis

Most of the digital systems are designed at the Register Transfer Level (RTL) today, and must be compiled into digital circuits. We are working to improve these logic synthesis tools in terms of speed, quality of results, as well as support for new optimizations and design styles. We are also pursuing physical synthesis, which modifies the structure of a circuit based on its placement, as well as the need to verify synthesis transformations for correctness.

CSE Faculty

Hayes, John P.
Markov, Igor
Sakallah, Karem A.

form photo